## **LISTING OF THE CLAIMS**

1. (Currently Amended) A gain determining stage for determining a gain signal to be applied to amplify a digital audio signal, the stage comprising:

an input for receiving a parameter of said digital audio signal;

an adjuster for adjusting said parameter dependent on a received volume control signal; and

a gain selector for applying a variable gain function to said volume control signal in order to generate a gain signal for applying to the digital audio signal[[; and]],

wherein said gain function is dependent on said adjusted parameter.

- 2. (Previously Presented) A gain determining stage according to claim 1 wherein the received volume control signal is input to a processor before being passed to the adjuster.
- 3. (Previously Presented) A gain determining stage according to claim 2 wherein the processor comprises a log converter and/or a scaling means.
- 4. (Currently Amended) A gain determining stage according to claim 1 wherein the adjuster comprises a log converter for log converting the received parameter and an adder for adding the volume control signal to the log <u>converted</u> parameter.
- 5. (Previously Presented) A gain determining stage according to claim 1 wherein the parameter is dependent on the peak value of the received signal.
- 6. (Previously Presented) A gain determining stage according to claim 5 wherein the parameter is a peak level envelope signal.

Docket No.: S0170.0004/P004

Docket No.: S0170.0004/P004

7. (Currently Amended) A gain determining stage according to claim 1 further comprising:

an input to receive a threshold signal; and

a comparator for comparing an output of the adjuster with the threshold signal[[; and]],

wherein the gain selector determines the gain dependent on the comparison.

- 8. (Previously Presented) A gain determining stage according to claim 7 wherein the threshold signal is input to a processor before being passed to the comparator.
- 9. (Currently Amended) A gain determining stage according to claim [[2]] 8 wherein the processor comprises a log converter and/or a scaling means.
- 10. (Cancelled).
- 11. (Currently Amended) The gain determining stage of claim 7 wherein the gain is determined using a variable gain function as follows:
  - [[(a)]] when the output of the adjuster is greater than the threshold signal, [[and]] a negative signal polarity is utilized; or
  - [[(b)]] when the output of the adjuster is less than the threshold signal, [[and]] a positive signal polarity is utilized utilized.

Response to Non-Final Office Action of December 12, 2008

12. (Previously Presented) The gain determining stage of claim 11 wherein the variable gain function, or a factor of the variable gain, is:

$$K = 2^{lgK}$$
 where

$$lgK = lgGs + m(lgGV + lgTA)$$

where K is the gain, lgGs is the volume control signal, lgGV is the output of the adjuster, lgTA is the threshold signal and m is a value indicating of a predetermined operational characteristic curve.

13. (Currently Amended) A signal processing circuit for amplifying a digital audio signal, comprising:

a parameter determining processor for determining a parameter of said signal;

a gain determining stage according to claim 1; and

an amplifier for amplifying said signal according to said gain signal.

- 14. (Currently Amended) A circuit according to claim 13 wherein the parameter determining [[stage]] <u>processor</u> is a peak detector.
- 15. (Currently Amended) A circuit according to claim 14 wherein the peak detector output is dependent on the peak levels in the signal waveform and a time dependent decay characteristics characteristic, wherein the decay characteristic is further dependent on the frequency of said signal.
- 16. (Original) A circuit according to claim 15 wherein the peak detector comprises a disabler for disabling the decay characteristic until the signal changes polarity.

Response to Non-Final Office Action of December 12, 2008

17. (Original) A circuit according to claim 13 further comprising a delay for delaying said

signal prior to said amplification in order to first determine said gain characteristic.

18. (Currently Amended) A circuit according to claim 14 comprising:

an input for receiving a signal;

a peak level processor for determining peak levels in the signal; and

an output for outputting a signal dependent on said peak levels and a time

dependent decay characteristic, wherein the decay characteristic is further

dependent on the frequency of said received signal.

19. (Previously Presented) A detector according to claim 18 wherein the output comprises a

disabler for disabling the decay characteristic until the signal changes polarity.

20. (Previously Presented) A circuit according to claim 14 comprising:

an input to receive an input audio signal;

an amplitude processor operable in a decay mode, being when the input audio

signal is smaller than a previous output signal, whereby in the decay mode, the

processor is configured to generate a signal for decreasing the amplitude of a

signal to be output; and

a logic device for controlling the operation of the amplitude processor in the

decay mode such that the processor only generates a signal in the decay mode

upon receipt of a trigger from the logic device, whereby the trigger is related to

the frequency of the input audio signal.

6

21. (Previously Presented) A circuit according to claim 14 comprising:

an input to receive in input audio signal;

an amplitude processor configured to generate a signal for scaling the amplitude of a signal to be output; and

a logic device for controlling the operation of the amplitude processor such that the processor only generates the signal for scaling upon receipt of a trigger from the logic device, whereby the trigger is related to the frequency of the input audio signal.

- 22. (Currently Amended) The signal level detector of claim 20 further comprising a comparator for determining when a change [[for]] of sign occurs, wherein the comparator is associated with the logic device, and the logic device sends a trigger to the amplitude processor when a change of sign of the input signal occurs.
- 23. (Original) The signal level detector of claim 20 wherein the logic device comprises an input for receiving a timeout signal, and the logic device sends a trigger to the processor when a timeout signal is received.
- 24. (Original) The signal level detector of claim 23 further comprising a timeout counter which is configured to generate the timeout signal after a time period passes, corresponding to the lowest frequency of the input signal, without a change of sign occurring.

Docket No.: S0170.0004/P004

25. (Currently Amended) A method according to claim 38 wherein determining the peak level envelope comprises:

receiving an input audio signal;

comparing the input audio signal with a previous output signal to obtain a difference signal;

generating a scaled signal by scaling the difference signal using an attack coefficient or a decay coefficient, depending upon the comparison;

combining the scaled signal with the previous output signal to obtain a signal, indicative of the signal level of the input audio signal, <del>characterised</del> characterized in that the method comprises:

controlling the generation of the scaled signal when scaled by the decay parameter, using a trigger related to the frequency of the input audio signal.

- 26. (Currently Amended) The method of claim 25 wherein only the generation of the indicative signal scaled signal by a decay parameter is controlled.
- 27. (Currently Amended) The method of claim 25[[,]] wherein the trigger is generated when a change of sign of the input signal occurs or a timeout occurs.
- 28. (Cancelled).
- 29. (Previously Presented) An integrated circuit comprising a circuit according to claim 13.
- 30. (Previously Presented) Audio equipment comprising an integrated circuit according to claim 29.

Docket No.: S0170.0004/P004

Application No. 10/828,342 Docket No.: S0170.0004/P004 Amendment dated June 10, 2008

Response to Non-Final Office Action of December 12, 2008

31. (Cancelled).

32. (Currently Amended) Processor control code to, when, running, configured to implement

the signal processing method of claim 37.

33. (Currently Amended) A carrier carrying computer-readable medium comprising the

processor control code of claim 32.

34. (Previously Presented) The circuit of claim 21, further comprising a comparator for

determining when a change of sign occurs, wherein the comparator is associated with the

logic device, and the logic device sends a trigger to the amplitude processor when a

change of sign of the input signal occurs.

35. (Previously Presented) The circuit of claim 21 wherein the log device comprises an input

for receiving a timeout signal, and the logic device sends a trigger to the processor when

a timeout signal is received.

36. (Original) The signal level detector of claim 35, further comprising a timeout counter

which is configured to generate the timeout signal after a period of time passes,

corresponding to the lowest frequency of the input signal, without a change of sign

occurring.

9

37. (Currently Amended) A method of determining a gain signal for applying to a digital audio signal[[;]], the method comprising:

receiving a parameter of said digital audio signal;

adjusting said parameter dependent on a received volume control signal; <u>and</u> applying a variable gain function to said volume control signal in order to

generate the gain signal for applying to the digital audio signal,

[[and]] wherein said variable gain function is dependent on said adjusting parameter.

38. (Previously Presented) The method of claim 37 wherein the parameter is the peak level envelope signal of the digital audio signal.

39. (Previously Presented) A method of amplifying a digital audio signal, comprising:

determining a parameter of said signal;

determining a gain signal according to claim 24; and

amplifying said digital audio signal by applying said gain signal.